Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
en:xu4_hardware [2017/06/30 16:53] john1117 [Expansion Connectors] |
en:xu4_hardware [2017/07/13 14:29] (current) john1117 [Expansion Connectors] |
||
---|---|---|---|
Line 39: | Line 39: | ||
The XU3/XU4 povides one 30-pin dual row expansion header "**CON10**". \\ | The XU3/XU4 povides one 30-pin dual row expansion header "**CON10**". \\ | ||
The location and pinout of these connectors is illustrated blew. All signals on expansion headers are 1.8V except PWRON signal. \\ | The location and pinout of these connectors is illustrated blew. All signals on expansion headers are 1.8V except PWRON signal. \\ | ||
+ | |||
+ | {{:en:xu4:xu4.png?600|}} | ||
+ | |||
---- | ---- | ||
**CON10 - 2x15 pins** | **CON10 - 2x15 pins** | ||
Line 47: | Line 50: | ||
| 7 | SPI_1.MOISI | GPA2.7 (#192) | I(PUDN) | 8 | UART_0.TXD | GPA0.1 (#172) | I(PUDN) | | | 7 | SPI_1.MOISI | GPA2.7 (#192) | I(PUDN) | 8 | UART_0.TXD | GPA0.1 (#172) | I(PUDN) | | ||
| 9 | SPI_1.MISO | GPA2.6 (#191) | I(PUDN) | 10 | SPI_1.CLK | GPA2.4 (#189) | I(PUDN) | | | 9 | SPI_1.MISO | GPA2.6 (#191) | I(PUDN) | 10 | SPI_1.CLK | GPA2.4 (#189) | I(PUDN) | | ||
- | | 11 | SPI_1.CSN | GPA2.5 (#190) | I(PUDN) | 12 | PWRON | | I | | + | | 11 | SPI_1.CSN | GPA2.5 (#190) | I(PUDN) | 12 | PWRON | Input Range (1.8V ~ 5V)| I | |
| 13 | XE.INT13 | GPX1.5 (#21) | I(PUDN) | 14 | I2C_1.SCL | GPB3.3 (#210) | I(PUDN) | | | 13 | XE.INT13 | GPX1.5 (#21) | I(PUDN) | 14 | I2C_1.SCL | GPB3.3 (#210) | I(PUDN) | | ||
| 15 | XE.INT10 | GPX1.2 (#18) | I(PUDN) | 16 | I2C_1.SDA | GPB3.2 (#209) | I(PUDN) | | | 15 | XE.INT10 | GPX1.2 (#18) | I(PUDN) | 16 | I2C_1.SDA | GPB3.2 (#209) | I(PUDN) | | ||
Line 60: | Line 63: | ||
---- | ---- | ||
- | {{:en:xu4:xu4_con10.jpg?592|}} | + | {{:en:xu4:xu4_con10.png?817|}} |
**CON11 - 2x6 pins** | **CON11 - 2x6 pins** | ||
Line 73: | Line 76: | ||
| 11 | I2S_0.LRCK | GPZ.2 (#227) | I(PUDN) | 12 | I2S_0.SDI | GPZ.3 (#228) | I(PUDN) | | | 11 | I2S_0.LRCK | GPZ.2 (#227) | I(PUDN) | 12 | I2S_0.SDI | GPZ.3 (#228) | I(PUDN) | | ||
- | {{:en:xu4:xu4_con11.jpg?587|}} | + | {{:en:xu4:xu4_con11_2.png?600|}} |
**[[http://dn.odroid.com/5422/ODROID-XU3/Schematics/XU4_HIGHTOPSILK.png|PCB Layout for pin map]]** | **[[http://dn.odroid.com/5422/ODROID-XU3/Schematics/XU4_HIGHTOPSILK.png|PCB Layout for pin map]]** |