Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
en:xu3_hardware_adc [2016/01/21 17:57] john1117 [Using mmap] |
en:xu3_hardware_adc [2016/01/21 18:06] john1117 [Register Map Summary] |
||
|---|---|---|---|
| Line 107: | Line 107: | ||
| } | } | ||
| </file> | </file> | ||
| + | ===== Register Map Summary ===== | ||
| **Register Map Summary** | **Register Map Summary** | ||
| Line 137: | Line 137: | ||
| **ADC_CON2** | **ADC_CON2** | ||
| ^Name^Bit^Type^Description^Reset Value^ | ^Name^Bit^Type^Description^Reset Value^ | ||
| + | |RSVD|[31:11|R|Reserved(read as zero, do not modify)|0x0| | ||
| + | |OSEL|[10]|RW|Selection of the output format|0x1| | ||
| + | |:::|:::|:::|0x0 = 2's complement|:::| | ||
| + | |:::|:::|:::|0x1 = Offset binary(recommended)|:::| | ||
| + | |ESEL|[9]|RW|Selection of the ADC output timing|0x0| | ||
| + | |:::|:::|:::|0x0 = The first output data is evaluated after 40 ADC Clock|:::| | ||
| + | |:::|:::|:::|0x1 = The first output data is evaluated after 20 ADC Clock (recommended).|:::| | ||
| + | |HIGHF|[8]|RW|Selection of the ADC conversion rate|0x0| | ||
| + | |:::|:::|:::|0x0 = 30 KSPS conversion rate|:::| | ||
| + | |:::|:::|:::|0x1 = 600 KSPS conversion rate (recommended)|:::| | ||
| + | |RSVD|[7]|R|Reserved (read as zero, do not modify)|0x0| | ||
| + | |C_TIME|[6:4]|RW|Selection of the ADC conversion mode|0x2| | ||
| + | |:::|:::|:::|0x0 = 1 times conversion to get the data|:::| | ||
| + | |:::|:::|:::|0x1 = 2 times conversion|:::| | ||
| + | |:::|:::|:::|0x2 = 4 times conversion|:::| | ||
| + | |:::|:::|:::|0x3 = 8 times conversion|:::| | ||
| + | |:::|:::|:::|0x4 = 16 times conversion|:::| | ||
| + | |:::|:::|:::|0x5 = 32 times conversion|:::| | ||
| + | |:::|:::|:::|0x6 = 64 times conversion|:::| | ||
| + | |:::|:::|:::|NOTE: ADC_DAT register is updated on an average with a sum after 1, 2, 4, 8, 16, 32 or 64 times conversion.|:::| | ||
| + | |ACH_SEL|[3:0]|RW|Analog input channel selection|0x0| | ||
| + | |:::|:::|:::|0x0 = Channel 0|:::| | ||
| + | |:::|:::|:::|0x1 = Channel 1|:::| | ||
| + | |:::|:::|:::|0x2 = Channel 2|:::| | ||
| + | |:::|:::|:::|0x3 = Channel 3|:::| | ||
| + | |:::|:::|:::|0x4 = Channel 4|:::| | ||
| + | |:::|:::|:::|0x5 = Channel 5|:::| | ||
| + | |:::|:::|:::|0x6 = Channel 6|:::| | ||
| + | |:::|:::|:::|0x7 = Channel 7|:::| | ||
| + | |:::|:::|:::|0x8 = Channel 8|:::| | ||
| + | |:::|:::|:::|0x9 = Channel 9|:::| | ||
| + | |:::|:::|:::|0xA to 0xF = Reserved|:::| | ||
| **ADC_STATUS** | **ADC_STATUS** | ||
